Sheet 1 of 7

FORM PTO-14-9 (REV. 7-80) S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO. 51889/3 US

APPLICATION NO. 10/719,119

INFORMATION DISCLOSURE CITATION

Title: DOUBLE-GATED TRANSISTOR CIRCUIT

APPLICANT - Douglas R. Hackler, Sr. et al.

FILING DATE-November 21, 2003

## U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
pv	1	2002/0187610 A1	12/12/02	Furukawa et al.	438	283	06/12/01
4	2	2002/0153587 A1	10/24/02	Adkisson et al.	257	510	07/02/02
	3	2002/0140039 A1	10/03/02	Adkisson et al.	257	377	06/18/02
	4	2002/0105039 A1	08/08/02	Hanafi et al.	257	401	02/07/01
	5	2002/0093053 A1	07/18/02	Chan et al.	257	347	01/18/02
	6	2003/0089930 A1	05/15/03	Zhao	257	256	11/07/02
	7	6,580,137 B2	06/17/03	Parke	257	401	08/29/01
	8	6,518,127 B2	02/11/03	Hshieh et al.	438	270	06/01/01
	9	6,506,638 B1	01/14/03	Yu	438	156	10/12/00
	10	6,483,156 B1	11/19/02	Adkisson et al.	257	401	03/16/00
	11	6,472,258 B1	10/29/02	Adkisson et al.	438	192	11/13/00
	12	6,365,465 B1	Ó4/02/02	Chan et al.	438	283	03/19/99
	13	6,064,589	05/16/00	Walker	365	149	05/05/98
	14	5,773,331	06/30/98	Solomon et al.	438	164	12/17/96
	15	5,677,550	10/14/97	Lee	257	69	04/15/93
PC	16	5,436,506	07/25/95	Kim et al.	257	347	10/12/93
EXAMINER	PH	AT X. CAD			DATE C	ONSIDERED	5/24/05

EXAMINER PHAT X. CAO

Three B. S. d. L. S. S. S. S.

• • •								
Sheet 2 of 7								
FORM PTO-1449 U.S. DEPARTMEN (REV. 7-80) PATENT AND TRA			DELCARK OFFICE				APPLICATION NO. 10/719,119	
INFORMAT	ION D	ISCLOSURE CITA	TION		AP	PLICANT -	– Douglas R	. Hackler, Sr. et al.
Title: DOU	BLE-	GATED TRANS	ISTOR CIRC	CUIT		ING DATF vember 21,	- 1	
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME		CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
PC	17	5,349,228	09/20/94	Neudeck et al.		257	365	12/07/93
pc	18	5,273,921	12/28/93	Neudeck et al.		437	41	12/27/91
pc	19	3,755,012	08/28/73	George et al.		148	175	03/19/71
FOREIGN PAT	ENT C	OCUMENTS						
		DOCUMENT NUMBER	PUBLICA- TION DATE	COUNTRY / PATENT OFFI	CE	CLASS	SUBCLASS	TRANSLATION YES NO
	20							
	21							
	22							-
	23							
	24							
•	25							
_	26							
	27							
OTHER DOCU	MENT			ages, Place of Publication, etc.)				
pc	28	V," IEEE Journal o	f Solid-State Circ	Circuits in CMOS/SIMOX cuits, Vol. 35, No. 12, Dece	ember	2000, pgs.	2000-2004.	-
pc	29	VLSI Technology I	Digest of Technic	ell Bias for Low-Power and al Papers, 2 pgs.				
pc	30	Yang et al., "Back- Electron Devices, V	VLSI Technology Digest of Technical Papers, 2 pgs.  Yang et al., "Back-Gated CMOS on SOIAS for Dynamic Threshold Voltage Control," IEEE Transactions on Electron Devices, Vol. 44, No. 5, May 1997, pgs. 822-831.					
pc	31	Assaderaghi et al., "Dynamic Threshold-Voltage MOSFET (DTMOS) for Ultra-Low Voltage VLSI," IEEE Transactions on Electron Devices, Vol. 44, No. 3, March 1997, pgs. 414-422.						

Sheet 3 of 7			
FORM PTO-1449 (REV. 7-80)	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. 51889/3 US	APPLICATION NO. 10/719,119
INFORMATION DISCLOSUR	RE CITATION	APPLICANT - Dougla	s R. Hackler, Sr. et al.
Title: DOUBLE-GATED T	RANSISTOR CIRCUIT	FILING DATE- November 21, 2003	

_				
R	32	Assaderaghi et al., "A Dynamic Threshold Voltage MOSFET (DTMOSIEEE Electron Device Letters, Vol. 15, No. 12, December 1994, pgs. 5		
ρĊ	33	Assaderaghi et al., "A Dynamic Threshold Voltage MOSFET (DTMOS) for Ultra-Low Voltage Operation," Department of Electrical Engineering and Computer Science, University of California at Berkeley, Berkeley, CA, pgs. 33.1.1-33.1.4.		
i	34	Hsu et al., "Low-Frequency Noise Properties of Dynamic-Threshold (Letters, Vol. 20, No. 10, October 1999, pgs. 532-534.		
	35	Wong, HS. Philip, "Field Effect Transistors – From Silicon MOSFET International Conference on Microelectronics (Miel 2002), Vol. 1, NIS 107.		
	36	Brown et al., "Intrinsic Fluctuations in Sub 10-nm Double-Gate MOSF Charge and Matter," IEEE Transactions on Nanotechnology, Vol. 1, N		
	37	Denton et al., "Fully Depleted Dual-Gated Thin-Film SOI P-MOSFET Isolated Buried Polysilicon Backgate," IEEE Electron Device Letters, 509-511.	Vol. 17, No. 11, November 1996, pgs.	
	38	Doris et al., "Extreme Scaling with Ultra-Thin Si Channel MOSFETs," Development Center (SRDC), Microelectronics Division, Hopewell Ju		
	39	Choi et al., "Nanoscale Ultrathin Body PMOSFETs With Raised Selective Germanium Source/Drain," IEEE Electron Device Letters, Vol. 22, No. 9, September 2001, pgs. 447-448.		
	40	Uchida et al., "Experimental Evidences of Quantum-Mechanical Effects on Low-field Mobility, Gate-channel Capacitance, and Threshold Voltage of Ultrathin Body SOI MOSFETs," Advanced LSI Technology Laborator Toshiba Corp., 8 Shinsugita-cho, Isogo-ku Yokohama 235-8522, Japan, pgs. 29.4.1-29.4.4.		
•	41	Ren et al., "An Experimental Study on Transport Issues and Electrostat IEEE Electron Device Letters, Vol. 23, No. 10, October 2002, pgs. 609	tics of Ultrathin Body SOI pMOSFETs,"	
	42	Colinge et al., "Silicon-On-Insulator 'Gate-All-Around Device'," IME pgs. 25.4.1-25.4.4.		
	43	Hergenrother et al., "50 nm Vertical Replacement-Gate (VRG) nMOSFETs with ALD HfO <sub>2</sub> and Al <sub>2</sub> O <sub>3</sub> Gate Dielectrics," Agere Systems, Murray Hill, NJ 07974, USA, pgs. 3.1.1-3.1.4.		
	44	Hokazono et al., "14 nm Gate Length CMOSFETs Utilizing Low Ther Ni Salicide," SoC Research & Development Center, Process & Manufa Division, Toshiba Corporation Semiconductor Company, 8 Shinsugita- 235-8522, Japan, pgs. 27.1.1-27.1.4.	mal Budget Process with Poly-SiGe and acturing Engineering Center, <sup>2</sup> System LS	
pe	45	Schulz et al., "50-nm Vertical Sidewall Transistors With High Channel Technologies AG, Corporate Research, D-81730 Munich, Germany, pg		
EXAMINER	b.t	AT X. CAD	DATE CONSIDERED	

Sheet 4 of 7				
FORM PTO-1449 (REV. 7-80)	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. 51889/3 US	APPLICATION NO. 10/719,119	
INFORMATION DISCLOSURE CITATION		APPLICANT - Douglas R. Hackler, Sr. et al.		
Title: DOUBLE-GATED T	RANSISTOR CIRCUIT	FILING DATE- November 21, 2003	·	

<b>W</b>	46	Fung et al., "Gate length scaling accelerated to 30nm regime using ultra-thin film PD-SOI Techn Microelectronics Semiconductor Research and Development Center (SRDC), pgs. 29.3.1-29.3.4		
	47	Narasimha et al., "High Performance Sub-40nm CMOS Devices on SOI for the 70nm Technolog Microelectronics Semiconductor Research and Development Center (SRDC), Hopewell Junction USA, pgs. 29.2.1-29.2.4.	gy Node," IBM	
	48	Hisamoto, Digh, "FD/DG-SOI MOSFET – a viable approach to overcoming the device scaling I Research Laboratory, Hitachi Ltd., Kokubunji, Tokyo 185-8601, Japan, pgs. 19.3.1-19.3.4.	imit," Central	
	49	Kedzierski et al., "Complementary silicide source/drain thin-body MOSFETs for the 20nm gate Department of Electrical Engineering and Computer Sciences, University of California at Berke CA, 94720, USA, pgs. 3.4.1-3.4.4.		
	50	Oh et al., "50 nm Vertical Replacement-Gate (VRG) pMOSFETs," Bell Laboratories, Lucent To Murray Hill, NJ 07974, USA, pgs. 3.6.1-3.6.4.	echnologies,	
	51	Pidin et al., "A Notched Metal Gate MOSFET for sub-0.1 μm Operation," Fujitsu Laboratories I Morinosato-Wakamiya, Atsugi 243-0197, Japan, pgs. 29.1.1-29.1.4.		
	52	Tavel et al., "High Performance 40nm nMOSFETs With HfO <sub>2</sub> Gate Dielectric and Polysilicon I Gate," France Telecom R&D, B.P. 98, 38243 Meylan, France, pgs. 17.1.1-17.1.4.	Damascene	
	53	Krivokapic et al., "Nickel Silicide Metal Gate FDSOI Devices with Improved Gate Oxide Leakage," AMD, Technology Research Group, M/S 143, One AMD Place, Sunnyvale, CA 94088-3453, USA, pgs. 10.7.1-10.7.		
-	54	Monfray et al., "SON (Silicon-On-Nothing) P-MOSFETs with totally silicided (CoSi <sub>2</sub> ) Polysilicon on 5nm Si-films: The simplest way to integration of Metal Gates on thin FD channels," ST Microelectronics, 850, J.Monnet, 38921 Crolles, France, pgs. 10.5.1-10.5.4.		
	55	Yang et al., "25 nm CMOS Omega FETs," Taiwan Semiconductor Manufacturing Company, No. 6, Science-Based Industrial Park, Hsin-Chu, Taiwan, ROC, pgs. 10.3.1-10.3.4.	o. 6, Li-Hsin R	
	56	Wong et al., "Design and Performance Considerations for Sub-0.1 μm Double-Gate SOI MOSFI Thomas J. Watson Research Center, P.O. Box 218, Yorktown Heights, New York 10598, U.S.A 30.6.4.		
	57	Wong et al., "Device Design Considerations for Double-Gate, Ground-Plane, and Single-Gated MOSFET's at the 25 nm Channel Length Generation," IBM T.J. Watson Research Center, P.O. Yorktown Heights, New York 10598, U.S.A., pgs. 15.2.1-15.2.4.	Box 218,	
	58	Guarini et al., "Triple-Self-Aligned, Planar Double-Gate MOSFETs: Devices and Circuits," IBI Research Center, Yorktown Heights, New York 10598, U.S.A., pgs. 19.2.1-19.2.4.		
	59	Solomon et al., "Two Gates Are Better Than One," IEEE Circuits & Devices Magazine, January 63.		
pi	60	Cheng et al., "The Impact of High-κ Gate Dielectrics and Metal Gate Electrodes on Sub-100 nm IEEE Transactions on Electron Devices, Vol. 46, No. 7, July 1999, pgs. 1537-1544.	MOSFET's,"	
XAMINER	4	HAT X CAO DATE CONSIDERED		

Sheet 5 of 7				
FORM PTO-1449 (REV. 7-80)	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. 51889/3 US	APPLICATION NO. 10/719,119	
INFORMATION DISCLOSURE CITATION		APPLICANT - Douglas R. Hackler, Sr. et al.		
Title: DOUBLE-GATED T	RANSISTOR CIRCUIT	FILING DATE- November 21, 2003		

K	61	Oh et al., "Analytic Description of Short-Channel Effects in Fully-Depleted Double-Gate and Cylindrical, Surrounding-Gate MOSFETs," IEEE Electron Device Letters, Vol. 21, No. 9, September 2000, pgs. 445-447.
Ì	62	Ieong et al., "High Performance Double-Gate Device Technology Challenges and Opportunities," IBM Microelectronics Semiconductor Research and Development Center (SRDC), Hopewell Junction, NY, USA, pgs. 492-495.
	63	Chang et al., "Gate Length Scaling and Threshold Voltage Control of Double-Gate MOSFETs," Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA 94720, USA, pgs. 31.2.1 31.2.4.
	64	Wong et al., "Self-Aligned (Top and Bottom) Double-Gate MOSFET with a 25 nm Thick Silicon Channel," IBM T. J. Watson Research Center, P.O. Box 218, Yorktown Heights, New York 10598, U.S.A., pgs. 16.6.1-16.6.4.
	65	Yagishita et al., "Dynamic Threshold Voltage Damascene Metal Gate MOSFET (DT-DMG-MOS) with Low Threshold Voltage, High Drive Current, and Uniform Electrical Characteristics," Process & Manufacturing Engineering Center, Semiconductor Company, Toshiba Corporation, 8, Shinsugita-cho, Isogo-ku, Yokohama 235-8522, Japan, pgs. 29.2.1-29.2.4.
•	66	Samavedam et al., "Dual-Metal Gate CMOS with HfO₂ Gate Dielectric," Motorola Digital DNA™ Laboratories 3501 Ed Bluestein Blvd., MD:K10, (*AMD), Austin, TX 78721, USA, pgs. 17.2.1-17.2.4.
	67	Fossum et al., "Speed Superiority of Scaled Double-Gate CMOS," IEEE Transactions on Electron Devices, Vol. 49, No. 5, May 2002, pgs. 808, 809, 811.
	68	Lee et al., "Super Self-Aligned Double-Gate (SSDG) MOSFETs Utilizing Oxidation Rate Difference and Selective Epitaxy," Microsystems Technology Laboratories, Massachusetts Institute of Technology, Cambridge MA, USA, pgs. 3.5.1-3.5.4.
1	69	Polishchuk et al., "Dual Work Function Metal Gate CMOS Technology Using Metal Interdiffusion," IEEE Electron Device Letters, Vol. 22, No. 9, September 2001, pgs. 444-446.
	70	Yeo et al., "Dual-Metal Gate CMOS Technology with Ultrathin Silicon Nitride Gate Dielectric," IEEE Electron Device Letters, Vol. 22, No. 5, May 2001, pgs. 227-229.
	71	Wakabayashi et al., "A Dual-Metal Gate CMOS Technology Using Nitrogen-Concentration-Controlled TiNx Film," IEEE Transactions on Electron Devices, Vol. 48, No. 10, October 2001, pgs. 2363-2369.
	72	Yagishita et al., "Dynamic Threshold Voltage Damascene Metal Gate MOSFET (DT-DMG-MOS) Technology for Very Low Voltage Operation of Under 0.7 V," IEEE Transactions on Electron Devices, Vol. 49, No. 3, March 2002, pgs. 422-428.
PU	73	Matsuo et al., "High Performance Damascene Gate CMOSFETs with Recessed Channel Formed by Plasma Oxidation and Etching Method (RC-POEM)," Process & Manufacturing Engineering Center, Semiconductor Company, Toshiba Corporation, 8, Shinsugita-cho, Isogo-ku, Yokohama 235-8522, Japan, pgs. 17.5.1-17.5.4.
EXAMINER		DATE CONSIDERED

Sheet 6 of 7			
FORM PTO-1449 (REV. 7-80)	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. 51889/3 US	APPLICATION NO. 10/719,119
INFORMATION DISCLOSURE CITATION		APPLICANT - Dougla	s R. Hackler, Sr. et al.
Title: DOUBLE-GATED T	RANSISTOR CIRCUIT	FILING DATE- November 21, 2003	

	74	Ducroquet et al., "Full CMP Integration of CVD TiN Damascene Sub-	0.1-μm Metal Gate Devices For ULSI
PC	/4	Applications," IEEE Transactions on Electron Devices, Vol. 48, No. 8	, August 2001, pgs. 1816-1821.
• 1	75	Choi et al., "Nanoscale CMOS Spacer FinFET for the Terabit Era," IE 1, January 2002, pgs. 25-27.	EE Electron Device Letters, Vol. 23, No.
	76	Lindert et al., "Sub-60-nm Quasi-Planar FinFETs Fabricated Using a S Letters, Vol. 22, No. 10, October 2001, pgs. 487-489.	Simplified Process," IEEE Electron Device
	77	Choi et al., "A Spacer Patterning Technology for Nanoscale CMOS," Vol. 49, No. 3, March 2002, pgs. 436-441.	IEEE Transactions on Electron Devices,
	78	Li et al., "Damascene W/TiN Gate MOSFETs With Improved Perform Transactions on Electron Devices, Vol. 49, No. 11, November 2002, p	
	79	Huang et al., "Sub-50 nm P-Channel FinFET," IEEE Transactions on 2001, pgs. 880-886.	
	80	Pei et al., "FinFET Design Considerations Based on 3-D Simulation at Transactions on Electron Devices, Vol. 49, No. 8, August 2002, pgs. 1	
	81	Hisamoto et al., "FinFET—A Self-Aligned Double-Gate MOSFET Scalable to 20 nm," IEEE Transactions of Electron Devices, Vol. 47, No. 12, December 2000, pgs. 2320-2325.	
	82	Chang et al., "FinFET Scaling to 10nm Gate Length," Strategic Technology, Advanced Micro Devices, Inc., Sunnyvale, CA 94088, USA, pgs. 10.2.1-10.2.4	
	83	Choi et al., "FinFET Process Refinements for Improved Mobility and Department of Electrical Engineering and Computer Sciences, UniversuSA, pgs. 10.4.1-10.4.4.	
	84	Lindert et al., "Sub-60-nm Quasi-Planar FinFETs Fabricated Using a S Letters, Vol. 22, No. 10, October 2001, pgs. 487-489.	Simplified Process," IEEE Electron Device
	85	Huang et al., "Sub 50-nm FinFET: PMOS," Department of Electrical I University of California at Berkeley, CA 94720, USA, pgs. 3.4.1-3.4.4	
•	86	Choi et al., "Sub-20nm CMOS FinFET Technologies," Department of Sciences, University of California, Berkeley, CA 94720, USA, pgs. 19	Electrical Engineering and Computer
	87	Kedzierski et al., "Metal-gate FinFET and fully-depleted SOI devices Semiconductor Research and Development Center (SRDC), Research Yorktown Heights, NY 10598, pgs. 10.1.1-10.1.4.	using total gate silicidation," IBM
	88	Lin et al., "High-Performance P-Channel Schottky-Barrier SOI FinFE Source/Drain and Electrical Junctions," IEEE Electron Device Letters, 104.	
pc	89	Lee et al., "Hydrogen Annealing Effect on DC and Low-Frequency No IEEE Electron Device Letters, Vol. 24, No. 3, March 2003, pgs. 186-1	
XAMINER	Ď	YAT X. CAO	DATE CONSIDERED

Sheet 7 of 7	•			
FORM PTO-1449 (REV. 7-80)	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. 51889/3 US	APPLICATION NO. 10/719,119	
INFORMATION DISCLOSURE CITATION		APPLICANT - Douglas R. Hackler, Sr. et al.		
Title: DOUBLE-GATED 1	TRANSISTOR CIRCUIT	FILING DATE- November 21, 2003		

pc	90	Yagishita et al., "High Performance Metal Gate MOSFETs Fabricated by CMP for 0.1 µm Regime," Microelectronics Engineering Laboratory, Toshiba Corporation, 8, Shinsugita-cho, Isogo-ku, Yokohama 235-8522, Japan, pgs. 29.3.1-29.3.4.
<del>:</del>	91	Yagishita et al., "Improvement of Threshold Voltage Deviation in Damascene Metal Gate Transistors," IEEE Transactions on Electron Devices, Vol. 48, No. 8, August 2001, pgs. 1604-1611.
	92	Yahishita et al., "High Performance Damascene Metal Gate MOSFET's for 0.1 μm Regime," IEEE Transactions on Electron Devices, Vol. 47, No. 5, May 2000, pgs. 1028-1034.
	93	Kimura et al., "Short-Channel-Effect-Suppressed Sub-0.1-μm Grooved-Gate MOSFET's with W Gate," IEEE Transactions on Electron Devices, Vol. 42, No. 1, January 1995, pgs. 94-100.
	94	Tanaka et al., "Simulation of Sub-0.1-μm MOSFET's with Completely Suppressed Short-Channel Effect," IEEE Electron Device Letters, Vol. 14, No. 8, August 1993, pgs. 396-399.
	95	Tanaka et al., "A Sub-0.1-μm Grooved Gate MOSFET with High Immunity to Short-Channel Effects," Central Research Laboratory, Hitachi, Ltd., 1-280 Higashi-koigakubo, Kokubunji, Tokyo 185, Japan, pgs. 21.1.1-21.1.4
	96	Sunouchi et al., "Double LDD Concave (DLC) Structure for Sub-Half Micron MOSFET," ULSI Research Center, Toshiba Corporation, 1, Komukai, Saiwai-ku, Kawasaki 210, Japan, pgs. 226-228.
R	97	Hackler, Sr., Douglas R., "TMOS: A Novel Design for MOSFET Technology," A Thesis Presented in Partial Fulfillment of the Requirements for the Degree of Master of Science with a Major in Electrical Engineering in the College of Graduate Studies, University of Idaho, October 1999, 126 pgs.
	98	
· · · · · · · · · · · · · · · · · · ·	99	
	100	
	101	
•	102	
	103	
	104	
	105	
B11 4 3 6 5 112 112 112 112 112 112 112 112 112 1		DATE COMMENTED

						Docket Number (Optional)	14	pplication Number		
O P ENFORMATION DISCLOSURE CITATION						51889/3 Applicant(s)		10/719,119		
		C,	(Use several sheets if necess			Douglas R. Hackler,				
MAR 2 9 2004						Filing Date November 21, 2003		Group Art Unit 2814		
Mr. 7		, All	1		Ų.S. PAT	ENT DOCUMENTS				
•EXAM	EXAMINER INITIAL		DOCUMENT NUMBER	DATE		NAME	CLASS	SUBCLASS	FILING DATE	
P	pc		2003/0058001	03/27/03	Boerstle	er et al.	326	113	09/27/01	
		A2	2002/0180486	12/05/02	Yamasł	nita et al.	326	113	3 06/25/02	
		A3	2002/0084803	07/04/02	Mathew et al.		326	113	12/29/00	
		A4	2002/0081808	06/27/02	Forbes		438	283	01/25/02	
		A5	2002/0047727	04/25/02	Mizuno		326	113	10/18/01	
		A6	2001/0022521	09/20/01	Sasaki	et al.	326	113		
		A7	6,433,609	08/13/02	Voldma	an .	327	313	11/19/01	
		A8	6,420,905	07/16/02	Davis e	t al.	326	113	09/07/00	
		A9	6,404,237	06/11/02	Mathev	v et al.	326	113	12/29/00	
	/	A10	6,376,317	04/23/02	Forbes	et al.	438	283	06/28/00	
pc		A11	6,188,243	02/13/01	Liu et a	il.	326	81	06/09/99	
					FOREIG	N PATENT DOCUMENTS	· · · · · · · · · · · · · · · · · · ·			
	RE		DOCUMENT NUMBER	DATE	COUNTRY		CLASS	SUBCLASS	Translation YES NO	0
						· · · · · · · · · · · · · · · · · · ·				
					ļ					
							-			
		Г			OTHER	DOCUMENTS (Including	g Author, Title, L	Date, Pertinent Po	iges, Elc.)	
		-							<del></del>	
										Į.
EXAMINER  PHAT X · CAO  DATE CONSIDERED  5/24/05										
EXAN	MINE	R: Initi	al if citation considered, whether	r or not citation is in	conforman	<del></del>		·····	t in conformance s	bne
nut co	113106	eu. In	clude copy of this form with nex	communication to	applicant.		•			

					ATTY DOCKET NO. 51889/3		SERIAL NO. 10/719,119			
	INFO	PRMATION DISCLOSURE (Use several sheets if necession			Douglas R. Hackler, Sr. et al.					
		,			FILING November 21, 2003			GROUP 2814		
			U.S	S. PATENT	DOCUMENTS	1.				
*EXAMINER		DOCUMENT NUMBER	OATE		NAME	CLASS	SUBCLASS	CLASS FILING DATE  IF APPROPRIATE		
INITIAL	A12	6,104,068	08/15/00	Forbes		257	365	09/01/98		
	A13	6,097,221	08/01/00	Sako		326	113	12/10/96 .		
	A14	6072,354	06/06/00	Tachibana et al.		327	390	09/29/97		
pe	A15	4,468,574	08/28/84	Engeler et al.		307	451	05/03/82		
	A16	4,300,064	11/10/81	Eden		307	446	02/12/79		
1				ļ	······································					
				<u></u>		,				
			FORE	IGN PATE	NT DOCUMENTS					
	DOCUMENT NUMBER DATE			COUNTRY		CLASS	SUBCLASS	TRANSL YES	ATION NO	
									· · · · · · · · · · · · · · · · · · ·	
		OTHER DOCUMEN	NTS (Includin	g Author	, Title, Date, Pertinent F	Pages, Etc.	).	L		
EXAMINER		DHAT Y. CAO			DATE CONSIDERED	5/24/	05			
*EXAMINE	R: Initia	al if reference considered, whether de copy of this form with next com	r or not citation is imunication to app	In conform	<del>^</del>			onformance	and not	

Form PTO-A820 (also form PTO-1449)

P09C/REV03

Patent and Trademark Office \* U.S. DEPARTMENT OF COMMERCE